

MULTI-STAGE AMPLIFIER

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the benefit of priority
5 from the prior Japanese Patent Application No.2002-309504, filed on
October 24, 2002, the entire contents of which are incorporated herein
by reference.

BACKGROUND OF THE INVENTION

10 1) Field of the Invention

The present invention relates to a multi-stage amplifier, and
more particularly to a high-gain amplifier having a frequency band of
more than 40 gigahertz.

15 2) Description of the Related Art

The rapid spread of the Internet has led to needs for
communications systems with high transmission rate (e.g. 40 Gb/s) and
high data-capacity. The communications systems require a high-gain
amplifier having a frequency band of more than 40 gigahertz in a driver
20 circuit for driving a modulator at a transmitter front end as well as in a
preamplifier or an equalizer amplifier at a receiver front end.

Distributed amplifiers have a frequency band determinable from
a ladder filter defined by the input capacitance of a transistor and the
inductance (L) on a wire. Accordingly, they have been employed in the
25 art as circuitry suitable for broadband applications. Among those, a

cascode distributed amplifier includes a circuit which is connected to a common gate (or common base) transistor and exhibits a negative resistance in a high frequency band, and thus can amplify broadband signals. As a result, such a circuit currently becomes the mainstream
5 gradually.

Fig. 1 is a circuit diagram illustrating the configuration of a conventional cascode distributed amplifier. The distributed amplifier includes a plurality of cascode amplifiers, each consisting of a transistor Q1 whose source is grounded and a transistor Q2 whose gate is
10 grounded via a resistor 13 and an input capacitor 14, connected in parallel between an input line 11 and an output line 12. The gate of the transistor Q1 is connected to the input line 11 and the drain to the source of the transistor Q2. The drain of the transistor Q2 is connected to the output line 12.

15 The input line 11 has one end connected to an input terminal 15 and the other end grounded via a terminal resistor 16. The output line 12 has one end connected to an output terminal 17 and the other end grounded via a terminal resistor 18. In Fig. 1, the rectangular blocks denoted with the reference numerals 19 represent inductance
20 components over the transmission lines, and the arrows (∇) indicate ground (earth) (they are similarly employed in other figures).

The transistor Q1 amplifies a signal input to the input terminal 15. The amplification band depends on the characteristics of a filter defined by the capacitance of the input capacitor 14 and a line
25 inductance component (not shown) on the transistors Q1 and Q2 which

are connected in serial. The amplification gain depends on the gain of the transistor Q1. Such amplification allows the transistor Q2 to exhibit a negative resistance in a high frequency band. The negative resistance increases the gain (so-called the gain jump) and accordingly prevents the gain from decreasing in a high frequency band.

The inventor has reported a cascode distributed amplifier with a frequency band of more than 40 gigahertz in "45-GHz distributed amplifier with a linear 6-Vp-p output for a 40Gb/s LiNb O3 modulator driver circuit", 2001 IEEE GaAs Digest, pp. 137, 2001 (hereinafter, "inventor's report").

In general, however, the cascode distributed amplifier has a low gain. One approach to increase the gain is to connect plural amplifier stages, each including the cascode distributed amplifiers, in cascade. In this amplifier stages, if a pre-amplifier stage is direct current (hereinafter, "DC") coupled to a post-amplifier stage, since each stage has a different bias level from another, it is difficult to determine the gain definitely. However, if the pre-amplifier stage is coupled to the post-amplifier stage via a DC cut capacitor, the gain can be determined definitely.

The capacitive coupling between stages requires a very large capacitor. This capacitor has an inductance component, which influences on the gain to be decreased in a high frequency range disadvantageously. In addition, both the distributed amplifier and the capacitor cannot be integrated on a single semiconductor substrate. Accordingly, it is necessary to connect the distributed amplifier

integrated on a semiconductor substrate, to a capacitor externally located, by wiring. This arrangement causes the gain to be decreased in a high frequency range disadvantageously.

5 SUMMARY OF THE INVENTION

It is an object of the present invention to at least solve the problems in the conventional technology.

A multi-stage amplifier according to the present invention includes a first amplifier stage, a second amplifier stage, a first
10 capacitor, and a second capacitor. The first amplifier stage includes a first input line having a first input end where a first signal is input and a second input end; a first input terminal block connected to the second input end; a first amplifier circuit amplifying the first signal; a first output line having a first output end where the first signal amplified is output
15 and a second output end; and a first output terminal block connected to the second output end. The second amplifier stage includes a second input line having a third input end where a second signal is input, and a fourth input end; a second input terminal block connected to the fourth input end; a second amplifier circuit amplifying the second signal; a
20 second output line having a third output end where the second signal amplified is output and a fourth output end; and a second output terminal block connected to the fourth output end. The first capacitor is connected between the first output end and the third input end. The second capacitor is connected to any one of the first input terminal
25 block, the first output terminal block, the second input terminal block,

and the second output terminal block.

The other objects, features and advantages of the present invention are specifically set forth in or will become apparent from the following detailed descriptions of the invention when read in conjunction
5 with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit diagram of a conventional distributed amplifier;

Fig. 2 is a circuit diagram of a multi-stage amplifier according to
10 a first embodiment of the present invention;

Fig. 3 is a circuit diagram illustrating a modification of the multi-stage amplifier according to the first embodiment;

Fig. 4 illustrates a gain-frequency characteristic after the multi-stage amplifier according to the first embodiment is optimized;

15 Fig. 5 illustrates a gain-frequency characteristic before the multi-stage amplifier according to the first embodiment is optimized;

Fig. 6 is a circuit diagram of a multi-stage amplifier according to a second embodiment of the present invention;

Fig. 7 is a circuit diagram of a multi-stage amplifier according to
20 a third embodiment of the present invention;

Fig. 8 is a circuit diagram of a multi-stage amplifier according to a fourth embodiment of the present invention;

Fig. 9 is a circuit diagram of a multi-stage amplifier according to a fifth embodiment of the present invention; and

25 Fig. 10 is a circuit diagram of a multi-stage amplifier according

to a sixth embodiment of the present invention.

DETAILED DESCRIPTION

Exemplary embodiments of a multi-stage amplifier relating to the present invention will be explained in detail below with reference to the accompanying drawings.

Fig. 2 is a circuit diagram illustrating the configuration of a multi-stage amplifier according to a first embodiment of the present invention. This multi-stage amplifier is configured to connect a pre-amplifier stage 2 to a post-amplifier stage 3 in cascade via a first capacitor (DC cut capacitor) 4. The output line 12 in the pre-amplifier stage 2 is coupled to the input line 11 in the post-amplifier stage 3 via the first capacitor 4. A second capacitor 5 is connected between the terminal resistor 16 on the input line 11 in the post-amplifier stage 3 and the ground point. In addition, as shown in Fig. 3, a resistor 6 may be connected in parallel with the first capacitor 4.

The pre-amplifier stage 2 and the post-amplifier stage 3 both include the cascode-type single-phase distributed amplifiers with the same conventional configuration as illustrated in Fig. 1. For the purpose of simplification, the resistor 13 and the input capacitor 14 connected to the gate of the transistor Q2 are omitted in Figs. 2 and 3 (and also in Fig. 6 to Fig. 8). The first capacitor 4, the second capacitor 5 and the resistor 6 are formed on the same semiconductor substrate together with the cascode type distributed amplifiers for use in the pre-amplifier stage 2 and the post-amplifier stage 3. In other

words, the multi-stage amplifier of the first embodiment can be achieved on a single semiconductor chip.

An example of the multi-stage amplifier with the configuration illustrated in Fig. 3 is fabricated using a GaAs semiconductor material.

5 This multi-stage amplifier has gain-frequency characteristics, which are illustrated in Figs. 4 and 5. Fig. 4 is a gain-frequency characteristic after the first capacitor 4, the second capacitor 5, and the resistor 6 are adjusted appropriately. Fig. 5 is a gain-frequency characteristic before they are adjusted. It is found from Fig. 4 that a gain of approximately
10 20 decibels can be achieved over the whole 0 to 50 gigahertz band. This is effective to configure a multi-stage amplifier with a 20 decibel gain and 50 gigahertz band using GaAs high electron mobility transistors (HEMTs).

As illustrated in Fig. 5, the gain flatness is low before the first
15 capacitor 4, the second capacitor 5, and the resistor 6 are adjusted. To achieve a frequency characteristic with an improved gain flatness as illustrated in Fig. 4, for a frequency zone of approximately 10^4 to 6×10^6 hertz shown as "Region A" in Fig. 5, the resistor 6 connected in parallel with the first capacitor 4 is adjusted. In addition, for a frequency zone
20 of approximately 10^7 to 4×10^9 hertz or "Region B", the first capacitor 4 is adjusted. Finally, for a frequency zone of approximately 2×10^9 to 2×10^{10} hertz or "Region C", the second capacitor 5 is adjusted. A much finer adjustment can be achieved when an additional resistor is connected in parallel with the second capacitor 5.

25 Fig. 4 also illustrates a gain-frequency characteristic of the

distributed amplifier disclosed in the inventor's report. In the conventional distributed amplifier, a gain of approximately 15 decibels is achieved at most over the whole 0 to 50 gigahertz band.

Fig. 6 is a circuit diagram illustrating the configuration of a multi-stage amplifier according to a second embodiment of the present invention. The multi-stage amplifier of the second embodiment is configured to change the second capacitor 5 in the first embodiment illustrated in Fig. 3 to be connected between the terminal resistor 18 on the output line 12 in the post-amplifier stage 3 and the ground point. The rest of the structure is the same or similar to that in the first embodiment. When the first capacitor 4, the second capacitor 5, and the resistor 6 are adjusted appropriately, a gain of approximately 20 decibels can be achieved over the whole 0 to 50 gigahertz band similar to the first embodiment.

Fig. 7 is a circuit diagram illustrating the configuration of a multi-stage amplifier according to a third embodiment of the present invention. The amplifier of the third embodiment is configured to change the second capacitor 5 in the first embodiment illustrated in Fig. 3 to be connected between the terminal resistor 18 on the output line 12 in the pre-amplifier stage 2 and the ground point. The rest of the structure is the same or similar to that in the first embodiment. When the first capacitor 4, the second capacitor 5, and the resistor 6 are adjusted appropriately, a gain of approximately 20 decibels can be achieved over the whole 0 to 50 gigahertz band similar to the first embodiment.

Fig. 8 is a circuit diagram illustrating the configuration of a multi-stage amplifier according to a fourth embodiment of the present invention. The amplifier of the fourth embodiment is configured to change the second capacitor 5 in the first embodiment illustrated in Fig. 3 to be connected between the terminal resistor 16 on the input line 11 in the pre-amplifier stage 2 and the ground point. The rest of the structure is the same or similar to that in the first embodiment. When the first capacitor 4, the second capacitor 5, and the resistor 6 are adjusted appropriately, a gain of approximately 20 decibels can be achieved over the whole 0 to 50 gigahertz band similar to the first embodiment.

Fig. 9 is a circuit diagram illustrating the configuration of a multi-stage amplifier according to a fifth embodiment of the present invention. The amplifier of the fifth embodiment is configured to change the pre-amplifier stage 2 and the post-amplifier stage 3 in the fourth embodiment illustrated in Fig. 8 to include, instead of the cascode distributed amplifiers, general distributed amplifiers, each of which includes plural transistors Q3 connected in parallel between the input line 11 and the output line 12. The transistor Q3 has a gate connected to the input line 11, a source grounded, and a drain connected to the output line 12.

The rest of the structure is the same or similar to that in the fourth embodiment. The second capacitor 5 may be connected between the terminal resistor 16 on the input line 11 in the post-amplifier stage 3 and the ground point; between the terminal

resistor 18 on the output line 12 in the post-amplifier stage 3 and the ground point; or between the terminal resistor 18 on the output line 12 in the pre-amplifier stage 2 and the ground point, as is in the first to the third embodiments.

5 Fig. 10 is a circuit diagram illustrating the configuration of a multi-stage amplifier according to a sixth embodiment of the present invention. The amplifier of the sixth embodiment is configured to change the pre-amplifier stage 2 and the post-amplifier stage 3 in the first embodiment illustrated in Fig. 3 to include, instead of the cascode
10 distributed amplifiers, general lumped amplifiers, each of which includes a transistor Q3 connected between the input line 11 and the output line 12. The transistor Q3 has a gate connected to the input line 11, a source grounded, and a drain connected to the output line 12.

The rest of the structure is the same or similar to that in the first
15 embodiment. The second capacitor 5 may be connected between the terminal resistor 18 on the output line 12 in the post-amplifier stage 3 and the ground point; between the terminal resistor 18 on the output line 12 in the pre-amplifier stage 2 and the ground point; or between the terminal resistor 16 on the input line 11 in the pre-amplifier stage 2 and
20 the ground point, as is in the second to the fourth embodiments.

According to the above-described embodiments, the first capacitor 4 can be integrated on a single semiconductor chip together with the pre-amplifier stage 2, the post-amplifier stage 3, the second capacitor 5 and the resistor 6, removing the need for external
25 connection of the DC cut capacitor. In addition, the reduced first

capacitor 4 can prevent the gain from decreasing at a high frequency region. The serial connection of the second capacitor 5 to the terminal resistors 16, 18 increases the terminal resistance at a low frequency region and elevates the gain at the low frequency region. This is effective to compensate for the decreased gain at the low frequency region due to the capacitive coupling. Therefore, amplifiers with high-gain and flat frequency characteristics over a broadband, in particular the distributed amplifiers according to the first to the fifth embodiments, can be achieved on one chip. The use of these amplifiers can accurately amplify a 40 Gb/s signal or an optical communication input that contains various frequency components. The capacitive coupling of the pre-amplifier stage 2 to the post-amplifier stage 3 can absorb variations in threshold in multi-stage amplifiers. Appropriate adjustment of the first capacitor 4, the second capacitor 5, and the resistor 6 can adjust an amount of the gain jump.

The present invention is not limited in the first to the sixth embodiments, but rather can be modified variously. For example, as the transistors used to configure the pre-amplifier stage 2 and the post-amplifier stage 3, bipolar transistors may be employed instead of the field effect transistors. Semiconductor materials other than GaAs semiconductor, such as InP, Si and GaN, may be employed to achieve the same effect. The number of amplifier stages connected in cascade may be equal to three or more. In this case, the second capacitor may be connected in serial to the terminal resistor on the input line or the output line in either of the amplifier stages. The resistor 6 may not be

connected in parallel with the first capacitor 4 depending on the case.

According to the present invention, the first capacitor is integrated on the semiconductor chip on which the pre-amplifier stage and the post-amplifier stage are fabricated. Therefore, it is not
5 required to externally connect any DC cut capacitor to the semiconductor chip. This is effective to prevent the gain from decreasing at a high frequency range. The first capacitor has a size in a degree enough to be fabricated on the same semiconductor substrate together with the pre-amplifier stage and the post-amplifier stage. This
10 is effective to prevent the gain from decreasing at a high frequency region. The second capacitor connected in serial to the terminal resistor increases the terminal resistance at a low frequency region and elevates the gain at the low frequency region. This is effective to compensate for the reduced gain due to the capacitive coupling at the
15 low frequency region. Therefore, an amplifier with a high-gain and flat frequency characteristic over a broad band can be achieved in one chip.

Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended
20 claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.